Seven delivered engagements across high-speed Ethernet, UALink, and UCIe-based die-to-die and chip-to-chip interconnect. Customer names are withheld; the industry, technical parameters, team sizes, and delivery timelines are described instead.
| Case Study | Max Rate | Channels | Lanes |
|---|---|---|---|
| 400G Ethernet MAC/PCS, four configurations | 400G | 4 | 16 |
| 800G Ethernet MAC/PCS | 800G | 1 | 8 |
| 400G and 50G Ethernet down to 10M | 400G | 8 | 8 |
| UALink 400G IP | 400G | 4 | 4 |
| UCIe-based die-to-die interconnect | 400G | n/a | 8 |
| UCIe-based chip-to-chip interconnect | 312.5G | n/a | 4 |
| FireCode FEC soft core for FPGA | n/a | n/a | n/a |
Verified 400G Ethernet MAC/PCS across four configurations differing in lane count, lane rate, and channelization, including a 4 x 400G subsystem sharing 16 SerDes lanes for a global cloud services provider.
Complete verification of a single-channel 800G Ethernet MAC/PCS scaling down to 100G over eight SerDes lanes for an AI inference chip startup. Delivered from start to sign-off in 2.5 months.
Multi-channel Ethernet verification across rate ranges from 400G down to 10M for three networking and data-center semiconductor customers. Successfully resumed and completed paused customer programs.
Verification of UPLI, Transaction Layer, and Data Link layer plus end-to-end multi-channel operation across three port configurations for an AI accelerator chip company. Full UVM environment built from scratch.
Clean-slate verification of a custom UCIe-based die-to-die interconnect at 400G aggregate (56G x 8 lanes). SNOVA developed both the UVM testbench and a remote link-partner VIP for a semiconductor manufacturer.
Verification of two generations of high-speed interconnect: 312.5 Gbps aggregate with AXI adapter in Gen 1, and 4 x 112G lanes with switchable Tx/Rx splits and latency/bandwidth FLIT modes in Gen 2.
Verification of a standalone FireCode FEC module soft core and custom design of a SerDes-side bit-slip gearbox for a semiconductor tooling vendor. Delivered in four weeks by two engineers.
Discuss your protocol verification scope and schedule directly with an engineer.
